SPECIFICATIONS
Part Number: DS200SDCCF1BAA
Manufacturer: General Electric
Series: Mark V
Product type: Software EPROM Set
Availability: In Stock
Country of Manufacture: United States (USA)
Functional Description
DS200SDCCF1BAA is a Software EPROM Set designed and developed by GE. It is a part of the Mark V control system. EPROM (Erasable Programmable Read-Only Memory) remains a foundational type of solid-state memory chip, vital in the realm of data storage and memory technology. Its distinguishing feature is its non-volatile nature, meaning it retains stored data even when power is turned off, making it a crucial component in various electronic circuits and devices.
Features
- The fundamental structure of an EPROM chip incorporates a unique transistor device known as a floating gate avalanche injection MOS transistor. This transistor consists of two gates, one of which is a floating gate without an electrical connection. This configuration allows for data storage by trapping charge within the floating gate, altering the transistor's behavior and representing binary information.
- An essential differentiation of EPROM from other programmable ROM memory types lies in its erasure mechanism. Unlike EEPROM (Electrically Erasable Programmable Read-Only Memory), which can selectively erase blocks of data, EPROM requires the entire memory to be erased simultaneously. The erasure process is achieved using UV (Ultraviolet) light exposure.
- EPROM ICs feature a transparent quartz window on their package. The memory within an EPROM can be erased by exposing this window to UV light. Notably, general indoor lighting doesn't emit sufficient UV light to affect the EPROM, but prolonged exposure to direct sunlight or outdoor light sources can inadvertently erase the memory. Therefore, most EPROM packages are shielded and covered with a label to protect the transparent window from accidental UV exposure.
- When subjected to UV light, electrons within the floating gate become energized, acquiring sufficient energy to overcome the silicon dioxide barrier. Consequently, these electrons migrate either to the silicon substrate or the control gate, resulting in a reduction of the threshold voltage. This alteration in threshold voltage effectively clears the stored data within the EPROM chip, preparing it for reprogramming.
- The process of programming and erasing an EPROM involves harnessing the properties of UV light to manipulate the charge trapped in the floating gate, enabling the storage and removal of data, making EPROM a versatile and reliable form of non-volatile memory in various electronic applications.
Synchronization Interface
- The Synchronization Interface within the Mark V system plays a crucial role in ensuring the seamless and safe synchronization of generators with the power grid. This interface offers automatic synchronization capabilities facilitated through single-phase PT (Potential Transformer) inputs from both the generator and the grid line.
- The primary objective of this synchronization process is to align the turbine's speed with the line frequency and harmonize the voltages between the generator and the grid line. To execute this synchronization accurately, the Mark V system mandates satisfaction of three internal functions before issuing a command to close the breaker:
- Synchronize Permissive or Complete Sequence from R, S, and T (25P): This function involves checking and ensuring the synchronization permissive or complete sequence from the three phases R, S, and T indicating the readiness of the system for synchronization.
- Sync Check from R, S, and T (25X): The Mark V system performs a sync check by examining the synchronization signals from the R, S, and T phases to confirm alignment before proceeding with synchronization.
- Automatic Synchronization Signal from X, Y, and Z in P (25): This function involves detecting and analyzing automatic synchronization signals from the X, Y, and Z phases in P, validating the synchronization process.
- Additionally, the system monitors a normally open contact directly on the breaker, not an auxiliary relay, to measure the actual time taken to close the breaker. This time measurement is crucial for several purposes, including self-adaptive adjustments of the breaker closure anticipation time constant and diagnostic purposes. These adjustments ensure the synchronization process's efficiency and accuracy, adapting to varying conditions and maintaining optimal performance.
- The synchronization interface within the Mark V system supports the control of a maximum of two breakers, offering flexibility and control in managing the synchronization process for multiple sources or applications.
WOC is available 24x7 to assist you with any of your General Electric requirements. Please contact us by phone or email for pricing and availability on GE, Bently Nevada or Woodward parts and repairs.
FREQUENTLY ASKED QUESTIONS
What is DS200SDCCF1BAA?
It is a Software EPROM Set designed and developed by GE
How does the system achieve synchronization?
By aligning turbine speed with line frequency and harmonizing voltages between the generator and the grid line.
What internal functions does the Mark V system check before initiating synchronization?
It verifies synchronization permissive or complete sequences from R, S, and T phases, conducts sync checks, and validates automatic synchronization signals from X, Y, and Z phases.
Why does the system monitor the breaker's contact?
To measure actual breaker closure time for adaptive adjustments, ensuring precise synchronization and diagnostics.
How many breakers can the synchronization interface control?
It can manage a maximum of two breakers, providing flexibility for multiple sources or applications.
