DS200GENCF1ACB - Software EPROM

SPECIFICATIONS

Part Number: DS200GENCF1ACB
Manufacturer: General Electric
Series: Mark V
Product type: GE Software EPROM
Availability: In Stock
Country of Manufacture: United States (USA)

Functional Description

DS200GENCF1ACB is a software EPROM designed and developed by GE. It is a part of the Mark V control system. EPROM holds the distinctive capability of having its data erased using an optical method. Similar to PROM (Programmable Read-Only Memory), EPROM chips are produced in a blank state and then programmed based on specific requirements or data needs. What sets EPROM apart is its non-volatile nature. Non-volatile memory retains stored data even when the power supply is switched off. This quality makes EPROM an excellent choice for scenarios where data persistence is crucial, allowing it to retain information over extended periods without needing constant power.

Features

• The construction of an EPROM involves a configuration of metal-oxide semiconductor (MOS) transistors. These transistors are used as memory cells to store bits of data in the form of electrical charges. When programmed, these charges are trapped within the MOS transistors and remain in place even when the power is turned off, maintaining the stored data.
• The distinguishing feature of EPROM lies in its erasability. Unlike standard ROM or PROM, EPROM allows for the erasure of stored data through exposure to ultraviolet (UV) light. This erasure process involves the application of strong UV light to the EPROM chip's quartz window, causing ionization within the oxide layer covering the memory cells. This ionization facilitates the dissipation of the stored charge, effectively resetting the data in the EPROM, making it ready for reprogramming.
• The ability to erase and reprogram EPROM chips makes them particularly advantageous in scenarios where frequent updates or modifications to stored data are required. Their durable non-volatile memory, coupled with the capability for erasure and reprogramming, renders EPROM a valuable component in various computing and electronic applications.

Master Trip Circuit

• The Master Trip Circuit within the Mark V control system plays a pivotal role in ensuring the protection of the turbine, involving multiple cores situated within the control panel. It comprises two essential components: the inputs to the Mark V and the outputs from the Mark V, each contributing to the overall functionality of turbine protection.
• Regarding the inputs to the Mark V, both hardwired and remote trip inputs connect to the 4's relay coils, denoted as the 4's in accordance with the ANSI standard device numbering system. These inputs function based on a contact-open-to-trip mechanism. These relay coils are designed redundantly, connecting to the positive DC bus in series with the external trip contact inputs. Simultaneously, another set of redundant relay coils is connected to the negative bus.
• The redundant setup involving relay coils and their connection to both positive and negative DC buses ensures robustness and reliability in the Master Trip Circuit. In the event of a failure within any one of the relay coils (positive or negative bus), the resultant hardware contact acts as a voting mechanism. This hardware contact allows the operational relay to outvote the failed relay, preventing accidental turbine tripping due to the failure of a single relay coil.
• The intentional redundancy ensures that a single relay coil failure does not lead to an unintended turbine trip. Instead, the design requires the de-energization of both relays connected to the same DC bus (either positive or negative) to trigger the turbine trip. This mechanism provides a high level of safety and reliability by requiring a deliberate action involving both sets of redundant relay coils to activate the turbine trip, thus minimizing the risk of false trips due to a single component failure.

WOC is available 24x7 to assist you with any of your General Electric requirements. Please contact us by phone or email for pricing and availability on GE, Bently Nevada or Woodward parts and repairs.

FREQUENTLY ASKED QUESTIONS

What is DS200GENCF1ACB?
It is a GE Software EPROM designed and developed by GE

How does the Master Trip Circuit function in terms of its components?
The circuit comprises two fundamental components: inputs to the Mark V and outputs from the Mark V. Both components are integral to ensuring the overall functionality of turbine protection.

What types of inputs are involved in the Master Trip Circuit?
Hardwired and remote trip inputs connect to the 4's relay coils, labeled according to the ANSI standard device numbering system. These inputs operate based on a contact-open-to-trip mechanism, offering redundancy and reliability in turbine protection.

How are the relay coils connected within the Master Trip Circuit?
Redundant relay coils are linked to both the positive and negative DC buses in series with the external trip contact inputs. This redundant setup ensures robustness in the event of relay coil failure.

How does the redundancy mechanism prevent accidental turbine tripping due to relay failures?
In case of a failure in any one of the relay coils (positive or negative bus), a resultant hardware contact acts as a voting mechanism. This allows the operational relay to outvote the failed relay, preventing unintended turbine tripping caused by a single relay coil failure.